View REF02D_1028189.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

5 V Precision Voltage Reference/Temperature Transducer REF02
FEATURES
5 V output: 0.3% maximum Temperature voltage output: 1.96 mV/C Adjustment range: 3% minimum Excellent temperature stability: 8.5 ppm/C maximum Low noise: 15 V p-p maximum Low supply current: 1.4 mA maximum Wide input voltage range: 7 V to 40 V High load-driving capability: 10 mA No external components Short-circuit proof
PIN CONFIGURATIONS
NC
8
NC 1 VIN 2 NC 3
4
7
NC
6
VOUT
5
TRIM
GROUND (CASE) NC = NO CONNECT. DO NOT CONNECT ANYTHING ON THESE PINS. SOME OF THEM ARE RESERVED FOR FACTORY TESTING PURPOSES.
00375-F-001
Figure 1. 8-Lead TO-99 (J-Suffix)
NC 1
8
NC NC VOUT TRIM
00375-F-002
VIN 2
REF02
TOP VIEW (Not to Scale)
7
TEMP 3
6
GENERAL DESCRIPTION
The REF02 precision voltage reference provides a stable 5 V output that can be adjusted over a 6% range with minimal effect on temperature stability. Single-supply operation over an input voltage range of 7 V to 40 V, low current drain of 1 mA, and excellent temperature stability are achieved with an improved band gap design. Low cost, low noise, and low power make the REF02 an excellent choice whenever a stable voltage reference is required. Applications include DACs and ADCs, portable instrumentation, and digital voltmeters. The versatility of the REF02 is enhanced by its use as a monolithic temperature transducer. For new designs, refer to the ADR02.
GND 4
5
NC = NO CONNECT. DO NOT CONNECT ANYTHING ON THESE PINS. SOME OF THEM ARE RESERVED FOR FACTORY TESTING PURPOSES.
Figure 2. 8-Lead PDIP (P-Suffix), 8-Lead CERDIP (Z-Suffix) and 8-Lead SOIC (S-Suffix)
NC NC NC
1
NC
3
2
20 19
NC 4 VIN 5 NC 6 TEMP 7 NC
8
NC
18
NC NC NC VOUT NC
REF02
TOP VIEW (Not to Scale)
17 16 15 14
9
10 11 12 13
GND
NC
NC
TRIM
NC
NC = NO CONNECT. DO NOT CONNECT ANYTHING ON THESE PINS. SOME OF THEM ARE RESERVED FOR FACTORY TESTING PURPOSES.
Figure 3. 20-Terminal LCC (RC-Suffix)
OUTPUT RESISTORS REF02 OPTION 883C PRODUCT R9 18k R11 2k 4.5k R12 6.1k 15k
Q8 Q7 Q14 Q13 R8 R7 R14 Q15 R15 2 INPUT
P, S, J, Z PACKAGES 18k
Q9 Q12 Q11 C1 R6 R3 R4 Q4 R5 Q1 3 R1 TEMP R2 Q2 Q20 Q3 Q10 Q6 Q5 R13 Q17 Q21
Q18 Q16 Q19
OUTPUT 6 R12* R9*
1.23V
R11*
TRIM 5
GROUND *SEE OUTPUT RESISTORS 4
Figure 4. Simplified Schematic
Rev. I
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 (c) 2005 Analog Devices, Inc. All rights reserved.
00375-F-004
R10
00375-F-003
REF02 TABLE OF CONTENTS
Features .............................................................................................. 1 General Description ......................................................................... 1 Pin Configurations ........................................................................... 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Electrical Specifications............................................................... 3 Absolute Maximum Ratings............................................................ 7 Thermal Resistance ...................................................................... 7 ESD Caution.................................................................................. 7 Typical Performance Characteristics ..............................................8 Output Adjustment ........................................................................ 10 Temperature Monitoring........................................................... 11 Reference Stack with Excellent Line Regulation .................... 11 Precision Current Source .......................................................... 12 Supply Bypassing ........................................................................ 12 Outline Dimensions ....................................................................... 13 Ordering Guide .......................................................................... 15
REVISION HISTORY
12/05--Rev. H to Rev. I Changes to Figure 14...................................................................... 10 Changes to Ordering Guide .......................................................... 15 5/05--Rev. G to Rev. H Updated Figure 4 .............................................................................. 1 Changes to Specifications ................................................................ 3 Updated Outline Dimensions ....................................................... 13 Changes to Ordering Guide .......................................................... 15 2/05--Rev. F to Rev. G Changes to Specifications ................................................................ 3 Change to Outline Dimensions .................................................... 13 7/04--Rev. E to Rev. F Updated Format..................................................................Universal Changes to Simplified Schematic ................................................... 1 Changes to Specifications ................................................................ 3 Changes to Specifications ................................................................ 4 Changes to Specifications ................................................................ 5 Changes to Specifications ................................................................ 6 Changes to Figure 18...................................................................... 10 Changes to Ordering Guide .......................................................... 15 3/04--Rev. D to Rev. E Changes to Features.......................................................................... 1 Changes to Specifications ................................................................ 2 Changes to Ordering Guide ............................................................ 4 Replaced TPCs 3 and 4 .................................................................... 5 Added Temperature Monitoring section ...................................... 7 Updated Figure 5 ............................................................................. 7 Deleted Table I .................................................................................. 7 Updated Figure 6 ............................................................................. 7 10/03--Rev. C to Rev. D Updated TPCs.....................................................................Universal Changes to Features .........................................................................1 Changes to Electrical Specifications ..............................................2 Change to Absolute Maximum Ratings ........................................4 Changes to Ordering Guide .............................................................4 Deleted Typical Electrical Characteristics table ........................... 4 Deleted Wafer Test Limits ................................................................4 Deleted Figure 1.................................................................................4 10/02--Rev. B to Rev. C Changes to Features ..........................................................................1 Changes to General Description .....................................................1 Changes to Simplified Schematic ....................................................1 Changes to Specifications.................................................................2 Changes to Absolute Maximum Ratings .......................................5 Changes to Package Type ................................................................5 Changes to Ordering Guide .............................................................5 Updated to Outline Dimensions .................................................. 11
Rev. I | Page 2 of 16
REF02 SPECIFICATIONS
ELECTRICAL SPECIFICATIONS
@ VIN = 15 V, TA = 25C, unless otherwise noted. Table 1.
Parameter Output Voltage Output Adjustment Range Output Voltage Noise1 P, Z, and S Packages J Package 883 Parts Line Regulation2 Load Regulation2 Turn-On Settling Time1 Quiescent Supply Current Load Current Sink Current3 Short-Circuit Current Temperature Voltage Output4 883C Product P, S, J, and Z Packages
1 2
Symbol VO VTRIM en p-p
Conditions IL = 0 mA RP = 10 k 0.1 Hz to 10 Hz
REF02A/REF02E Min Typ Max 4.985 5.000 5.015 3 6 15 20 10 0.006 0.005 5 1.0 10 -0.3 -0.5 30 630 550
REF02/REF02H Min Typ Max 4.975 5.000 5.025 3 6 15 20 10 0.006 0.006 5 1.0 10 -0.3 -0.5 30 630 550
Unit V % V p-p V p-p V p-p %/V %/mA s mA mA mA mA mV mV
tON ISY IL IS ISC VT VT
VIN = 8 V to 40 V IL = 0 mA to 10 mA To 0.1% of final value No load
15 0.010 0.010 1.4
15 0.010 0.010 1.4
VO = 0
Guaranteed by design. Line and load regulation specifications include the effect of self-heating. 3 During sink current test, the device meets the output voltage specified. 4 Limit current in or out of Pin 3 to 50 nA and capacitance on Pin 3 to 30 pF.
Rev. I | Page 3 of 16
REF02
@ VIN = 15 V, -55C TA +125C for REF02A and REF02; 0C TA 70C for REF02E and REF02H; IL = 0 mA, unless otherwise noted. Table 2.
Parameter Output Voltage Change with Temperature1, 2 Output Voltage Temperature Coefficient3 Change in VO Temperature Coefficient with Output Adjustment Line Regulation VIN = 8 V to 40 V4 Load Regulation IL = 0 mA to 8 mA4 Temperature Voltage Output Temperature Coefficient5 883C Product P, S, J, and Z Packages
1
Symbol VOT TCVO
Conditions 0C TA 70C -55C TA +125C
REF02A/REF02E Min Typ Max 0.02 0.06 0.06 0.15 3 8.5 0.7 0.007 0.009 0.006 0.007 0.012 0.015 0.010 0.012
REF02/REF02H Min Typ Max 0.07 0.17 0.18 0.45 10 25 0.7 0.007 0.009 0.007 0.009 0.012 0.015 0.012 0.015
Unit % % ppm/C ppm/% %/V %/V %/mA %/mA
RP = 10 k 0C TA 70C -55C TA +125C 0C TA 70C -55C TA +125C TCVT
2.10 1.96
2.10 1.96
mV/C mV/C
VOT is defined as the absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of 5 V. - V MIN V VOT = MAX x 100 5V 2 VOT specification applies trimmed to 5,000 V or untrimmed. 3 TCVO is defined as VOT divided by the temperature range. VOT TCV O = 70C 4 Line and load regulation specifications include the effect of self-heating. 5 Limit current in or out of Pin 3 to 50 nA and capacitance on Pin 3 to 30 pF.
Rev. I | Page 4 of 16
REF02
@ VIN = 15 V, TA = 25C, unless otherwise noted. Table 3.
Parameter Output Voltage Output Adjustment Range Output Voltage Noise1 P, Z, and S Packages J Package 883 Parts Line Regulation2 Load Regulation2 Turn-On Settling Time1 Quiescent Supply Current Load Current Sink Current3 Short-Circuit Current Temperature Voltage Output4 883C Product P, S, J, and Z Packages
1 2 3
Symbol VO VTRIM en p-p
Conditions IL = 0 mA RP = 10 k 0.1 Hz to 10 Hz
Min 4.950 2.7
REF02C Typ Max 5.000 5.050 6.0 15 20 12 0.009 0.006 5 1.0
Min 4.900 2.0
REF02D Typ Max 5.000 5.100 6.0
Unit V % V p-p V p-p V p-p %/V %/mA %/mA s mA mA mA mA mV mV
tON ISY IL IS ISC VT VT
VIN = 8 V to 40 V IL = 0 mA to 8 mA IL = 0 mA to 4 mA To 0.1% of final value No load 8 -0.3 VO = 0
18 0.015 0.015
15 20 0.010 0.015 5 1.0 8 -0.3 -0.5 30 630 550
0.04 0.04 2.0
1.6
-0.5 30 630 550
Guaranteed by design. Line and load regulation specifications include the effect of self-heating. During sink current test, the device meets the output voltage specified. 4 Limit current in or out of Pin 3 to 50 nA and capacitance on Pin 3 to 30 pF.
Rev. I | Page 5 of 16
REF02
@ VIN = 15 V, IL = 0 mA, 0C TA 70C for REF02CJ, REF02CZ, and REF02DP; and -40C TA +85C for REF02CP and REF02CS, unless otherwise noted. Table 4.
Parameter Output Voltage Change with Temperature1, 2 Output Voltage Temperature Coefficient3 Change in VO Temperature Coefficient with Output Adjustment Line Regulation4 Load Regulation4 Temperature Voltage Output Temperature Coefficient5 883C Product P, S, J, and Z Packages
1
Symbol VOT TCVO
Conditions
Min
REF02C Typ Max 0.14 0.45 20 0.7 0.011 0.008 65
Min
REF02D Typ Max 0.49 1.7 70 0.7 0.012 0.016 250
Unit % ppm/C ppm/% %/V %/mA
RP = 10 k VIN = 8 V to 40 V IL = 0 mA to 5 mA TCVT
0.018 0.018
0.05 0.05
2.10 1.96
2.10 1.96
mV/C mV/C
VOT is defined as the absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of 5 V. V - VMIN VOT = MAX x 100 5V 2 VOT specification applies trimmed to 5,000 V or untrimmed. 3 TCVO is defined as VOT divided by the temperature range. VOT TCV O = 70C 4 Line and load regulation specifications include the effect of self-heating. 5 Limit current in or out of Pin 3 to 50 nA and capacitance on Pin 3 to 30 pF.
Rev. I | Page 6 of 16
REF02 ABSOLUTE MAXIMUM RATINGS
Table 5.
Parameter Input Voltage Output Short-Circuit Duration to Ground or VIN Storage Temperature Range J, RC, and Z Packages P Package Operating Temperature Range REF02A, REF02J, REF02RC REF02CJ, REF02CZ REF02CP, REF02CS, REF02E, and REF02H Lead Temperature Range (Soldering 10 sec)
1
Rating1 40 V Indefinite
-65C to +150C -65C to +125C -55C to +125C 0C to 70C -40C to +85C 300C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
THERMAL RESISTANCE
Table 6.
Package Type TO-99 (J) 8-Lead CERDIP (Z) 8-Lead PDIP (P) 20-Terminal Ceramic LCC (RC) 8-Lead SOIC (S)
1
Absolute maximum ratings apply to both DICE packaged parts, unless otherwise noted.
JA1 170 162 110 120 160
JC 24 26 50 40 44
Unit C/W C/W C/W C/W C/W
JA is specified for worst-case mounting conditions; device in socket for TO, CERDIP, PDIP, and LCC packages; and device soldered to printed circuit board for SOIC package.
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
Rev. I | Page 7 of 16
REF02 TYPICAL PERFORMANCE CHARACTERISTICS
10k VIN = 15V TA = 25C
MAXIMUM LOAD CURRENT (mA)
20 TA = 25C 19
OUTPUT NOISE (V p-p)
1k
18
17
100
16
00375-F-005
10 10
100
1k 10k FREQUENCY (Hz)
100k
1M
14 10
15
20 25 30 INPUT VOLTAGE (V)
35
40
Figure 5. Output Wideband Noise vs. Bandwidth (0.1 Hz to Frequency Indicated)
76 0.0031 0.0100
LOAD REG-T/LOAD REG (25C)
Figure 8. Maximum Load Current vs. Input Voltage
1.4 VIN = 15V 1.3 1.2 1.1 1.0 0.9 0.8 0.7 0.6 -60
00375-F-009
66 56
LINE REGULATION (dB)
0.0310 0.1000 0.3100 1.0000 VIN = 15V TA = 25C 3.1000 10.0000 1M
46 36
26 16
0 10
00375-F-006
LINE REGULATION (%/V)
100
1k 10k FREQUENCY (Hz)
100k
-40
-20
0
20 40 60 80 TEMPERATURE (C)
100
120
140
Figure 6. Line Regulation vs. Frequency
Figure 9. Normalized Load Regulation (IL = 10 mA) vs. Temperature
0.016
PERCENT CHANGE IN OUTPUT VOLTAGE (%)
1.4
VIN = 15V
0.014 LINE REG-T/LINE REG (25C) 0.012 0.010 0.008 0.006 0.004
00375-F-007
1.3 1.2 1.1 1.0 0.9 0.8 0.7 0.6 -60
00375-F-010
0.002 0 -10
25C
DEVICE IMMERSED IN 75C OIL BATH
0
10
20 TIME (s)
30
40
50
-40
-20
0
20 40 60 80 TEMPERATURE (C)
100
120
140
Figure 7. Output Change Due to Thermal Shock
Figure 10. Normalized Line Regulation vs. Temperature
Rev. I | Page 8 of 16
00375-F-008
15
REF02
0.03 TA = 25C
MAXIMUM LOAD CURRENT (mA)
30 VIN = 15V 25
LINE REGULATION (%/V)
0.02
20
15
0.01
10
00375-F-011
0 5 10 15 20 INPUT VOLTAGE (V) 25 30
0 -60
-40
-20
0
20 40 60 80 TEMPERATURE (C)
100
120
140
Figure 11. Line Regulation vs. Input Voltage
Figure 13. Maximum Load Current vs. Temperature
1.3 VIN = 15V 1.2
QUIESCENT CURRENT (mA)
1.1
1.0
0.9
0.7 -60
-40
-20
0
20 40 60 80 TEMPERATURE (C)
100
120
140
Figure 12. Quiescent Current vs. Temperature
00375-F-026
0.8
Rev. I | Page 9 of 16
00375-F-012
5
REF02 OUTPUT ADJUSTMENT
The REF02 trim terminal can be used to adjust the output voltage over a 5 V 300 mV range. This feature lets the system designer trim system errors by setting the reference to a voltage other than 5 V. The output also can be set to exactly 5.00 V or to 5.12 V for binary applications. Adjustment of the output does not significantly affect the temperature performance of the device. The temperature coefficient change is approximately 0.7 ppm/C for 100 mV of output adjustment.
+15V 2 VIN
U1
VO
6
+5V
REF02
REF02
VIN VIN VOUT R1 470k VO pot 10k
10k 5 10k +15V -5V 5k
3
TEMP TRIM GND 4
TEMP TRIM GND
0.1F
OP02
00375-F-015
00375-027
R2 1k
-15V
Figure 14. Output Adjustment Circuit
+5V 2 6
+18V 2 VIN
Figure 16. 5 V Reference
V O+ +2.5V
R1 5.6k VREF R2 5.6k
REF02
7 6 2
4
-
REF02
VO+ =
GND
00375-F-014
OP02
4 + 3
00375-F-016
R1 R2 ), VO- = ) (V (V R1 + R2 REF R1 + R2 REF +VO -2.5V
4 -18V
-9V
Figure 15. Burn-In Circuit
Figure 17. 2.5 V Reference
Rev. I | Page 10 of 16
REF02
TEMPERATURE MONITORING
The REF02 provides a TEMP output (Pin 3) that varies linearly with temperature. This output can be used to monitor the temperature change in the system. The voltage at VTEMP is approximately 550 mV at 25C, and the temperature coefficient is approximately 1.96 mV/C (see Figure 18).
850 800 750 VIN = 9V SAMPLE SIZE = 6
V+ (12V TO 32V) R7 27k 2 VIN VO HEATING ELEMENT R1 (9.2k) R3 (1.3k) R2 1.5k
R6 2 + 8 V+ 4 7
6 3
REF02
TEMP GND (SEE NOTE 1) 4
3-
CMP02 V-
1
TEMP PIN OUTPUT (mV)
Z PACKAGE AND 833 PRODUCT 700 650 600 550 J, S, AND P PACKAGES 500 450 400 -50
00375-F-017
R5 2.2k
VTEMP/T = 2.1mV/C
R4 2.7k
VTEMP/T = 1.96mV/C
Figure 20. Temperature Controller
REFERENCE STACK WITH EXCELLENT LINE REGULATION
Two REF01s and one REF02 can be stacked to yield 5.00 V, 15.00 V, and 25.00 V outputs. An additional advantage is nearperfect line regulation of the 5.0 V and 15.0 V output. A 27 V to 55 V input change produces an output change that is less than the noise voltage of the devices. A load bypass resistor (RB) provides a path for the supply current (ISY) of the 15.00 V regulator. In general, any number of REF01s and REF02s can be stacked this way. For example, 10 devices yield 10 outputs in 5 V or 10 V steps. The line voltage can change from 100 V to 130 V. Care must be taken, however, to ensure that the total load currents do not exceed the maximum usable current (typically 21 mA).
27V TO 55V 2 VIN VO
-25
0
25 50 75 TEMPERATURE (C)
100
125
Figure 18. Voltage at TEMP Pin vs. Temperature
A voltage change of 39.2 mV at the TEMP pin corresponds to a 20C change in temperature. The TEMP function is provided as a convenience rather than a precise feature. Since the voltage at the TEMP node is acquired from the band gap core, current pulling from this pin has a significant effect on VOUT. Care must be taken to buffer the TEMP output with a suitable low bias current op amp, such as the AD8601, AD820, or OP1177. Using any of these three op amps results in less than a 100 V change in VOUT (see Figure 19). Without buffering, even tens of microamps drawn from the TEMP pin can cause VOUT to fall out of specification.
U1 15V VIN V+ U2
6
15V
REF02
VIN TEMP VOUT TRIM
00375-F-018
REF02
VO
TRIM GND 4 2 VIN VO 6 10V 5 10k
VTEMP 1.9mV/C
OP1177
V-
GND
Figure 19. Temperature Monitoring
2 VIN 6 VO
REF02
TRIM GND 4 5 10k 5V
REF02
TRIM GND 4
00375-F-020
5
10k
RB 6.8k
Figure 21. Reference Stack
Rev. I | Page 11 of 16
00375-F-019
NOTES 1. REF02 SHOULD BE THERMALLY CONNECTED TO SUBSTANCE BEING HEATED. 2. NUMBERS IN PARENTHESES ARE FOR A SETPOINT TEMPERATURE OF 60C. 3. R3 = R1 || R2 || R6
REF02
PRECISION CURRENT SOURCE
A current source with 35 V output compliance and excellent output impedance can be obtained using this circuit. REF02 keeps the line voltage and power dissipation constant in the device; the only important error consideration at room temperature is the negative supply rejection of the op amp. The typical 3 V/V PSRR of the OP02E creates a 20 ppm change (3 V/V x 35 V/5 V) in output current over a 25 V range. For example, a 5 mA current source can be built (R = 1 k) with 350 M output impedance.
+50V RO = 35V 20 x10-6 x 5mA 6 VO 2 VIN
SUPPLY BYPASSING
For best results, it is recommended that the power supply pin be bypassed with a 0.1 F disc ceramic capacitor.
IOUT 2 VIN VO VOLTAGE COMPLIANCE: -9V TO +25V 6
REF02
3 TEMP TRIM 5 R IOUT = + GND 4
5V + 1mA R
-15V
REF02
2 2 VIN VO 6 GND 4
Figure 24. Current Sink
5k +15V MSB 2
R (TRIM FOR CALIBRATION)
LSB
5k +15V
REF02
1 GND 4 C R C
VIN V O 0.1F
6 5
5k
B1 B2 B3 B4 B5 B6 B7 B8 lO
4 2
REF02
GND 4
DAC08
V-
V+ 5k
CC
lO VLC
OP02
00375-F-023
EO
+15V
7 6 2 3 VO = 0V TO 25V
-15V
-15V
Figure 25. DAC Reference
+7.5V (10%) 2
00375-F-021
OP02E
4
+7.5V
IO = -5V
5V R
VIN VO
6 R1 20k R2 13.3k A1
VO(+) = +3V
REF02HJ
GND 4
Figure 22. Precision Current Source
15V 2 VIN VO 6
1/2 OP04CK
REF02
3 TEMP TRIM 5 R IOUT = + GND
-7.5V -7.5V
5V + 1mA R
1/2 OP04CK R4 2k
00375-F-022
A2 R3 1k
VO(-) = -3V
4 VOLTAGE COMPLIANCE: -25V TO +8V IOUT
-7.5V (10%)
Figure 23. Current Source
Figure 26. 3 V Reference
Rev. I | Page 12 of 16
00375-F-025
00375-F-024
REF02 OUTLINE DIMENSIONS
0.005 (0.13) MIN
8
0.055 (1.40) MAX
5
REFERENCE PLANE
0.310 (7.87) 0.220 (5.59)
1 4
0.1850 (4.70) 0.1650 (4.19)
0.5000 (12.70) MIN 0.2500 (6.35) MIN 0.0500 (1.27) MAX
0.1000 (2.54) BSC 5
0.100 (2.54) BSC
0.3700 (9.40) 0.3350 (8.51) 0.3350 (8.51) 0.3050 (7.75)
0.1600 (4.06) 0.1400 (3.56) 6 7
0.405 (10.29) MAX 0.200 (5.08) MAX 0.200 (5.08) 0.125 (3.18) 0.023 (0.58) 0.014 (0.36) 0.070 (1.78) 0.030 (0.76) 0.060 (1.52) 0.015 (0.38) 0.150 (3.81) MIN SEATING PLANE 15 0
0.320 (8.13) 0.290 (7.37)
4 0.2000 (5.08) BSC 3 2 0.0190 (0.48) 0.0160 (0.41) 0.0210 (0.53) 0.0160 (0.41) BASE & SEATING PLANE 0.1000 (2.54) BSC 1
8
0.0450 (1.14) 0.0270 (0.69)
0.0400 (1.02) MAX
0.015 (0.38) 0.008 (0.20)
0.0400 (1.02) 0.0100 (0.25)
0.0340 (0.86) 0.0280 (0.71)
45 BSC
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
COMPLIANT TO JEDEC STANDARDS MO-002-AK CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
Figure 27. 8-Lead Ceramic Dual In-Line Package [CERDIP] Z-Suffix (Q-8) Dimensions shown in inches and (millimeters)
Figure 29. 8-Lead Metal Header Package [TO-99] J-Suffix (H-08) Dimensions shown in inches and (millimeters)
0.400 (10.16) 0.365 (9.27) 0.355 (9.02)
8 1 5
4
0.280 (7.11) 0.250 (6.35) 0.240 (6.10)
PIN 1 0.100 (2.54) BSC 0.210 (5.33) MAX 0.150 (3.81) 0.130 (3.30) 0.115 (2.92) 0.022 (0.56) 0.018 (0.46) 0.014 (0.36) 0.070 (1.78) 0.060 (1.52) 0.045 (1.14) 0.060 (1.52) MAX 0.015 (0.38) MIN
0.325 (8.26) 0.310 (7.87) 0.300 (7.62) 0.195 (4.95) 0.130 (3.30) 0.115 (2.92)
0.100 (2.54) 0.064 (1.63)
0.075 (1.91) REF 0.095 (2.41) 0.075 (1.90)
19 18 20 1 4
0.015 (0.38) GAUGE PLANE SEATING PLANE 0.430 (10.92) MAX
0.014 (0.36) 0.010 (0.25) 0.008 (0.20)
3
0.200 (5.08) REF 0.100 (2.54) REF 0.015 (0.38) MIN 0.028 (0.71) 0.022 (0.56) 0.050 (1.27) BSC
0.005 (0.13) MIN
0.358 (9.09) 0.342 (8.69) SQ
0.358 (9.09) MAX SQ
0.011 (0.28) 0.007 (0.18) R TYP 0.075 (1.91) REF 0.055 (1.40) 0.045 (1.14)
BOTTOM VIEW
14 13 8 9
0.088 (2.24) 0.054 (1.37)
45 TYP 0.150 (3.81) BSC
COMPLIANT TO JEDEC STANDARDS MS-001-BA CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
Figure 28. 8-Lead Plastic Dual In-Line Package [PDIP] Narrow Body P-Suffix (N-8) Dimensions shown in inches and (millimeters)
Figure 30. 20-Terminal Ceramic Leadless Chip Carrier [LCC] RC-Suffix (E-20A) Dimensions shown in inches and (millimeters)
Rev. I | Page 13 of 16
REF02
5.00 (0.1968) 4.80 (0.1890)
8 5 4
4.00 (0.1574) 3.80 (0.1497) 1
6.20 (0.2440) 5.80 (0.2284)
1.27 (0.0500) BSC 0.25 (0.0098) 0.10 (0.0040)
1.75 (0.0688) 1.35 (0.0532)
0.50 (0.0196) x 45 0.25 (0.0099)
0.51 (0.0201) COPLANARITY SEATING 0.31 (0.0122) 0.10 PLANE
8 0.25 (0.0098) 0 1.27 (0.0500) 0.40 (0.0157) 0.17 (0.0067)
COMPLIANT TO JEDEC STANDARDS MS-012-AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
Figure 31. 8-Lead Standard Small Outline Package [SOIC] Narrow Body S-Suffix (R-8) Dimensions shown in millimeters and (inches)
Rev. I | Page 14 of 16
REF02
ORDERING GUIDE
TA = 25C Model REF02AJ/883C1 REF02AZ REF02AZ/883C1 REF02CJ REF02CP REF02CPZ2 REF02CS REF02CS-REEL REF02CS-REEL7 REF02CSZ2 REF02CSZ-REEL2 REF02CSZ-REEL72 REF02CZ REF02DP REF02DPZ2 REF02EJ REF02EZ REF02J REF02HJ REF02HZ REF02HP REF02HPZ2 REF02HS REF02HSZ2 REF02RC/8831 REF02Z
1 2
VOS Max (mV)
15 15 15 50 50 50 50 50 50 50 50 50 50 100 100 15 15 25 25 25 25 25 25 25 25 25
Temperature Range -55C to +125C -55C to +125C -55C to +125C 0C to 70C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C 0C to 70C 0C to 70C 0C to 70C -40C to +85C -40C to +85C -55C to +125C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -55C to +125C -55C to +125C
Package Description 8-Lead TO-99 8-Lead CERDIP 8-Lead CERDIP 8-Lead TO-99 8-Lead PDIP 8-Lead PDIP 8-Lead SOIC 8-Lead SOIC 8-Lead SOIC 8-Lead SOIC 8-Lead SOIC 8-Lead SOIC 8-Lead CERDIP 8-Lead PDIP 8-Lead PDIP 8-Lead TO-99 8-Lead CERDIP 8-Lead TO-99 8-Lead TO-99 8-Lead CERDIP 8-Lead PDIP 8-Lead PDIP 8-Lead SOIC 8-Lead SOIC 20-Lead LCC 8-Lead CERDIP
Package Option J-Suffix (H-08) Z-Suffix (Q-8) Z-Suffix (Q-8) J-Suffix (H-08) P-Suffix (N-8) P-Suffix (N-8) S-Suffix (R-8) S-Suffix (R-8) S-Suffix (R-8) S-Suffix (R-8) S-Suffix (R-8) S-Suffix (R-8) Z-Suffix (Q-8) P-Suffix (N-8) P-Suffix (N-8) J-Suffix (H-08) Z-Suffix (Q-8) J-Suffix (H-08) J-Suffix (H-08) Z-Suffix (Q-8) P-Suffix (N-8) P-Suffix (N-8) S-Suffix (R-8) S-Suffix (R-8) RC-Suffix (E-20A) Z-Suffix (Q-8)
Consult sales for 883 data sheet. Z = Pb-free part.
Rev. I | Page 15 of 16
REF02 NOTES
(c) 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C00375-0-12/05(I)
Rev. I | Page 16 of 16

▲Up To Search▲

Price & Availability of REF02D

	To Download REF02D Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .